QIDITECH/klipper
1
0
Fork 0
mirror of https://github.com/QIDITECH/klipper.git synced 2026-02-01 08:28:41 +03:00
Code Issues Packages Projects Releases Wiki Activity

plus4的klipper版本

Browse Source
This commit is contained in:
whb0514
2024-09-02 13:37:34 +08:00
parent 653d7a8f6e
commit b90736975b
1006 changed files with 1195894 additions and 11114 deletions
Download Patch File Download Diff File Expand all files Collapse all files

472
lib/stm32f4/include/stm32f401xc.h
View File

@@ -3825,306 +3825,212 @@ typedef struct
#define PWR_CR_FPDS PWR_CR_FPDS_Msk /*!< Flash power down in Stop mode */
#define PWR_CR_LPLVDS_Pos (10U)
#define PWR_CR_LPLVDS_Msk (0x1UL << PWR_CR_LPLVDS_Pos) /*!< 0x00000400 */
#define PWR_CR_LPLVDS PWR_CR_LPLVDS_Msk /*!< Low Power Regulator Low Voltage in Deep Sleep mode */
#define PWR_CR_MRLVDS_Pos (11U)
#define PWR_CR_MRLVDS_Msk (0x1UL << PWR_CR_MRLVDS_Pos) /*!< 0x00000800 */
#define PWR_CR_MRLVDS PWR_CR_MRLVDS_Msk /*!< Main Regulator Low Voltage in Deep Sleep mode */
#define PWR_CR_ADCDC1_Pos (13U)
#define PWR_CR_ADCDC1_Msk (0x1UL << PWR_CR_ADCDC1_Pos) /*!< 0x00002000 */
#define PWR_CR_ADCDC1 PWR_CR_ADCDC1_Msk /*!< Refer to AN4073 on how to use this bit */
#define PWR_CR_VOS_Pos (14U)
#define PWR_CR_VOS_Msk (0x3UL << PWR_CR_VOS_Pos) /*!< 0x0000C000 */
#define PWR_CR_VOS PWR_CR_VOS_Msk /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */
#define PWR_CR_VOS_0 0x00004000U /*!< Bit 0 */
#define PWR_CR_VOS_1 0x00008000U /*!< Bit 1 */
#define PWR_CR_LPLVDS PWR_CR_LPLVDS_Msk B
<EFBFBD>g<EFBFBD>V<EFBFBD><EFBFBD>@s<EFBFBD>dZd<EFBFBD><EFBFBD>ZdZddlmZmZGdd<EFBFBD>d<EFBFBD>Zdddd <EFBFBD>dd
d d <EFBFBD>d
d
d d <EFBFBD>d
ddd <EFBFBD>dddd <EFBFBD>gZdd<EFBFBD>Z dd<EFBFBD>Z
e dkr<EFBFBD>dZ x@eD]8Z
ee
d<EFBFBD><EFBFBD> e
d<EFBFBD>Zee
d<EFBFBD><EFBFBD> e
d<EFBFBD>Ze d7Z q<EFBFBD>WdS)z
/* Legacy define */
#define PWR_CR_PMODE PWR_CR_VOS
Arciv Stream ciphering
zArcIV encode decodez1.0<EFBFBD>)<EFBFBD> isUnicode<EFBFBD>isPy3c@s>eZdZdZdd<EFBFBD>Zdd<EFBFBD>Zdd<EFBFBD>Zer2dd <EFBFBD>Znd
d <EFBFBD>Zd S) <EFBFBD>ArcIVz<EFBFBD>
performs 'ArcIV' Stream Encryption of S using key
Based on what is widely thought to be RSA's ArcIV algorithm.
It produces output streams that are identical.
NB there is no separate decoder arciv(arciv(s,key),key) == s
cCs||_|<EFBFBD><EFBFBD>dS)N)<EFBFBD>_key<EFBFBD>reset)<EFBFBD>self<EFBFBD>key<EFBFBD>r <EFBFBD>5/usr/lib/python3/dist-packages/reportlab/lib/arciv.py<EFBFBD>__init__szArcIV.__init__cCs<EFBFBD>|j}t|<EFBFBD>r|<EFBFBD>d<EFBFBD>}ttd<EFBFBD><EFBFBD>}ttd<EFBFBD><EFBFBD>}t|<EFBFBD>}tr`xH|D]}|||d||<qBWn&x$|D]}t|||<EFBFBD>d||<qfWd}xBtd<EFBFBD>D]6}|||||d}||||||<||<q<EFBFBD>W|dd|_|_ |_
dS)z&restore the cipher to it's start state<EFBFBD>utf8<EFBFBD>rN) rr<EFBFBD>encode<EFBFBD>list<EFBFBD>range<EFBFBD>lenr<EFBFBD>ord<EFBFBD>_sbox<EFBFBD>_i<EFBFBD>_j)rr<EFBFBD>sbox<EFBFBD>kZlk<EFBFBD>i<EFBFBD>jr r r
rs 
  

z ArcIV.resetcCs|j|j|j}}}trRt|t<EFBFBD>r2t|<EFBFBD>d<EFBFBD><EFBFBD>nt|t<EFBFBD>rDt|<EFBFBD>n
|dd<EFBFBD>}n:t|t <EFBFBD>r<EFBFBD>tt
t t|t <EFBFBD>rv|<EFBFBD>d<EFBFBD>n|<EFBFBD><EFBFBD>}n |dd<EFBFBD>}t
|<EFBFBD>}d}x|||k<EFBFBD>r|dd|_}|||d|_}||||||<||<|||||||dA||<|d7}q<EFBFBD>W|S)zn
return the list of encoded bytes of B, B might be a string or a
list of integers between 0 <= i <= 255
r Nr<EFBFBD>r
)rrrr<EFBFBD>
isinstance<EFBFBD>strrr<EFBFBD>bytesZ
basestring<EFBFBD>maprZunicoder)r<EFBFBD>Brrr<EFBFBD>C<EFBFBD>n<EFBFBD>pr r r
<EFBFBD>_encode.s8
$  $ z
ArcIV._encodecCst|<EFBFBD>|<EFBFBD><EFBFBD>S)zArcIV encode string S)rr#)r<EFBFBD>Sr r r
rIsz ArcIV.encodecCsd<EFBFBD>tt|<EFBFBD>|<EFBFBD><EFBFBD><EFBFBD>S)zArcIV encode string S<EFBFBD>)<EFBFBD>joinr<EFBFBD>chrr#)rr$r r r
rMsN) <EFBFBD>__name__<EFBFBD>
__module__<EFBFBD> __qualname__<EFBFBD>__doc__r rr#rrr r r r
r s
rs#Eg<EFBFBD><EFBFBD><EFBFBD><EFBFBD>su<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ŗ)r<EFBFBD>input<EFBFBD>outputsst<EFBFBD><EFBFBD><EFBFBD>Kys<EFBFBD><EFBFBD>A<EFBFBD>7]:s<EFBFBD>#Es
s
֡A<EFBFBD><EFBFBD><8߽assu<EFBFBD><EFBFBD><EFBFBD>J x J<EFBFBD>R3<EFBFBD><EFBFBD><EFBFBD><EFBFBD>I<EFBFBD><EFBFBD>=vS4I<EFBFBD>w<EFBFBD><EFBFBD><EFBFBD>NJ<EFBFBD>+<EFBFBD><EFBFBD>f]S՜&<EFBFBD><EFBFBD>Đ<EFBFBD><EFBFBD><EFBFBD> <EFBFBD>mk<EFBFBD><EFBFBD><EFBFBD>G<EFBFBD>Z<EFBFBD>Dz<EFBFBD><EFBFBD>^N<EFBFBD>gy<EFBFBD><EFBFBD><EFBFBD>
<EFBFBD><EFBFBD>2<EFBFBD><EFBFBD><EFBFBD>DO<EFBFBD>w<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>&Vu<EFBFBD> <EFBFBD>~ <EFBFBD>Ī<EFBFBD><EFBFBD><EFBFBD><EFBFBD>;<EFBFBD><EFBFBD><EFBFBD>B<EFBFBD><EFBFBD>1zCݥ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
/******************* Bit definition for PWR_CSR register ********************/
#define PWR_CSR_WUF_Pos (0U)
#define PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos) /*!< 0x00000001 */
#define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */
#define PWR_CSR_SBF_Pos (1U)
#define PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos) /*!< 0x00000002 */
#define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */
#define PWR_CSR_PVDO_Pos (2U)
#define PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */
#define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */
#define PWR_CSR_BRR_Pos (3U)
#define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
#define PWR_CSR_BRR PWR_CSR_BRR_Msk /*!< Backup regulator ready */
#define PWR_CSR_EWUP_Pos (8U)
#define PWR_CSR_EWUP_Msk (0x1UL << PWR_CSR_EWUP_Pos) /*!< 0x00000100 */
#define PWR_CSR_EWUP PWR_CSR_EWUP_Msk /*!< Enable WKUP pin */
#define PWR_CSR_BRE_Pos (9U)
#define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
#define PWR_CSR_BRE PWR_CSR_BRE_Msk /*!< Backup regulator enable */
#define PWR_CSR_VOSRDY_Pos (14U)
#define PWR_CSR_VOSRDY_Msk (0x1UL << PWR_CSR_VOSRDY_Pos) /*!< 0x00004000 */
#define PWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk /*!< Regulator voltage scaling output selection ready */
<EFBFBD>m<EFBFBD>1<EFBFBD><EFBFBD>xNIZ<EFBFBD>ΐ<EFBFBD><EFBFBD>r<EFBFBD>G<EFBFBD>_b ;
<EFBFBD><EFBFBD><EFBFBD>S/<EFBFBD><EFBFBD>GP<EFBFBD>#<EFBFBD>q2}<EFBFBD>DD2<EFBFBD>sg<EFBFBD><EFBFBD>/]D<EFBFBD><EFBFBD> g<EFBFBD>P<EFBFBD>u<EFBFBD>Kp<EFBFBD><EFBFBD>w<EFBFBD><EFBFBD>#k[tG9mb<EFBFBD>t!<EFBFBD>=<EFBFBD><EFBFBD>.Dn5<EFBFBD><EFBFBD><EFBFBD><EFBFBD>N<EFBFBD><EFBFBD> <EFBFBD><EFBFBD><EFBFBD>w<EFBFBD><EFBFBD><EFBFBD>=5<EFBFBD>X\<EFBFBD> )/<EFBFBD><EFBFBD><EFBFBD><EFBFBD>f<EFBFBD>K<EFBFBD>@U<EFBFBD><EFBFBD><EFBFBD><EFBFBD>o<EFBFBD><EFBFBD><EFBFBD><EFBFBD>')BdE<EFBFBD><EFBFBD><EFBFBD>]S<EFBFBD><EFBFBD><EFBFBD>L㢷UW<EFBFBD><EFBFBD><EFBFBD>&R<EFBFBD><EFBFBD><EFBFBD>n# <EFBFBD><EFBFBD><EFBFBD><EFBFBD>S<EFBFBD><EFBFBD><EFBFBD>[ٜs]=<EFBFBD><EFBFBD>5<EFBFBD><EFBFBD><EFBFBD><EFBFBD>8g<EFBFBD>-{<EFBFBD>꥕ؿ<EFBFBD>o<EFBFBD><EFBFBD> <EFBFBD> l<EFBFBD>l<EFBFBD>zb><EFBFBD>L=3<EFBFBD><EFBFBD><EFBFBD>><EFBFBD> <EFBFBD>
<EFBFBD>U<EFBFBD>W<EFBFBD>"Ը<EFBFBD>i<EFBFBD>I<EFBFBD>՝N<0F><>yXkK<4B><7F><EFBFBD>j<18>t<EFBFBD>ԛ<EFBFBD>K<EFBFBD><4B><EFBFBD>K<EFBFBD><4B><EFBFBD>$7,<2C><><EFBFBD><EFBFBD>
U5I<EFBFBD>z=<EFBFBD><EFBFBD>ṟ͆`<EFBFBD>:<EFBFBD>ԫ<EFBFBD><EFBFBD><EFBFBD>4=<EFBFBD><EFBFBD>B<EFBFBD>XU@<EFBFBD>h<<EFBFBD><EFBFBD><EFBFBD><EFBFBD>(M<EFBFBD><EFBFBD>L<EFBFBD><EFBFBD>X<EFBFBD>q7Tq&<EFBFBD>Ԟ'U<EFBFBD><EFBFBD><EFBFBD>@<EFBFBD><EFBFBD>cCst|<EFBFBD><EFBFBD>|<EFBFBD>S)z.One-line shortcut for making an encoder object)rr)<EFBFBD>textrr r r
r<EFBFBD>srcCst|<EFBFBD><EFBFBD>|<EFBFBD>S)zOne-line shortcut for decoding)rr)r.rr r r
<EFBFBD>decode<EFBFBD>sr/<EFBFBD>__main__rr,r-rN)r+<EFBFBD>split<EFBFBD>__all__<EFBFBD> __version__Zreportlab.lib.utilsrrrZ_TESTSrr/r(r<EFBFBD>t<EFBFBD>or r r r
<EFBFBD><module>s6I44
/* Legacy define */
#define PWR_CSR_REGRDY PWR_CSR_VOSRDY

B
/******************************************************************************/
/* */
/* Reset and Clock Control */
/* */
/******************************************************************************/
/******************** Bit definition for RCC_CR register ********************/
#define RCC_CR_HSION_Pos (0U)
#define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) /*!< 0x00000001 */
#define RCC_CR_HSION RCC_CR_HSION_Msk
#define RCC_CR_HSIRDY_Pos (1U)
#define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) /*!< 0x00000002 */
#define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk
<EFBFBD>+Z|<EFBFBD>@s<EFBFBD>dZdZddlmZmZddlmZddlmZm Z Gdd<EFBFBD>d<EFBFBD>Z
Gdd <EFBFBD>d <EFBFBD>Z Gd
d <EFBFBD>d e <EFBFBD>Z
#define RCC_CR_HSITRIM_Pos (3U)
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
#define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk
#define RCC_CR_HSITRIM_0 (0x01UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000008 */
#define RCC_CR_HSITRIM_1 (0x02UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000010 */
#define RCC_CR_HSITRIM_2 (0x04UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000020 */
#define RCC_CR_HSITRIM_3 (0x08UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000040 */
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
#define RCC_CR_HSICAL_Pos (8U)
#define RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos) /*!< 0x0000FF00 */
#define RCC_CR_HSICAL RCC_CR_HSICAL_Msk
#define RCC_CR_HSICAL_0 (0x01UL << RCC_CR_HSICAL_Pos) /*!< 0x00000100 */
#define RCC_CR_HSICAL_1 (0x02UL << RCC_CR_HSICAL_Pos) /*!< 0x00000200 */
#define RCC_CR_HSICAL_2 (0x04UL << RCC_CR_HSICAL_Pos) /*!< 0x00000400 */
#define RCC_CR_HSICAL_3 (0x08UL << RCC_CR_HSICAL_Pos) /*!< 0x00000800 */
#define RCC_CR_HSICAL_4 (0x10UL << RCC_CR_HSICAL_Pos) /*!< 0x00001000 */
#define RCC_CR_HSICAL_5 (0x20UL << RCC_CR_HSICAL_Pos) /*!< 0x00002000 */
#define RCC_CR_HSICAL_6 (0x40UL << RCC_CR_HSICAL_Pos) /*!< 0x00004000 */
#define RCC_CR_HSICAL_7 (0x80UL << RCC_CR_HSICAL_Pos) /*!< 0x00008000 */
#define RCC_CR_HSEON_Pos (16U)
#define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) /*!< 0x00010000 */
#define RCC_CR_HSEON RCC_CR_HSEON_Msk
#define RCC_CR_HSERDY_Pos (17U)
#define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */
#define RCC_CR_HSERDY RCC_CR_HSERDY_Msk
#define RCC_CR_HSEBYP_Pos (18U)
#define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */
#define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk
#define RCC_CR_CSSON_Pos (19U)
#define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos) /*!< 0x00080000 */
#define RCC_CR_CSSON RCC_CR_CSSON_Msk
#define RCC_CR_PLLON_Pos (24U)
#define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) /*!< 0x01000000 */
#define RCC_CR_PLLON RCC_CR_PLLON_Msk
#define RCC_CR_PLLRDY_Pos (25U)
#define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */
#define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk
/*
* @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)
*/
#define RCC_PLLI2S_SUPPORT /*!< Support PLLI2S oscillator */
#define RCC_CR_PLLI2SON_Pos (26U)
#define RCC_CR_PLLI2SON_Msk (0x1UL << RCC_CR_PLLI2SON_Pos) /*!< 0x04000000 */
#define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk
#define RCC_CR_PLLI2SRDY_Pos (27U)
#define RCC_CR_PLLI2SRDY_Msk (0x1UL << RCC_CR_PLLI2SRDY_Pos) /*!< 0x08000000 */
#define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk
/******************** Bit definition for RCC_PLLCFGR register ***************/
#define RCC_PLLCFGR_PLLM_Pos (0U)
#define RCC_PLLCFGR_PLLM_Msk (0x3FUL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x0000003F */
#define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk
#define RCC_PLLCFGR_PLLM_0 (0x01UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000001 */
#define RCC_PLLCFGR_PLLM_1 (0x02UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000002 */
#define RCC_PLLCFGR_PLLM_2 (0x04UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000004 */
#define RCC_PLLCFGR_PLLM_3 (0x08UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000008 */
#define RCC_PLLCFGR_PLLM_4 (0x10UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000010 */
#define RCC_PLLCFGR_PLLM_5 (0x20UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000020 */
#define RCC_PLLCFGR_PLLN_Pos (6U)
#define RCC_PLLCFGR_PLLN_Msk (0x1FFUL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00007FC0 */
#define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk
#define RCC_PLLCFGR_PLLN_0 (0x001UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000040 */
#define RCC_PLLCFGR_PLLN_1 (0x002UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000080 */
#define RCC_PLLCFGR_PLLN_2 (0x004UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000100 */
#define RCC_PLLCFGR_PLLN_3 (0x008UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000200 */
#define RCC_PLLCFGR_PLLN_4 (0x010UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000400 */
#define RCC_PLLCFGR_PLLN_5 (0x020UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000800 */
#define RCC_PLLCFGR_PLLN_6 (0x040UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00001000 */
#define RCC_PLLCFGR_PLLN_7 (0x080UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00002000 */
#define RCC_PLLCFGR_PLLN_8 (0x100UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00004000 */
#define RCC_PLLCFGR_PLLP_Pos (16U)
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
#define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
#define RCC_PLLCFGR_PLLP_1 (0x2UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00020000 */
#define RCC_PLLCFGR_PLLSRC_Pos (22U)
#define RCC_PLLCFGR_PLLSRC_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_Pos) /*!< 0x00400000 */
#define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk
#define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U)
#define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00400000 */
#define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk
#define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U
#define RCC_PLLCFGR_PLLQ_Pos (24U)
#define RCC_PLLCFGR_PLLQ_Msk (0xFUL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x0F000000 */
#define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk
#define RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x01000000 */
#define RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x02000000 */
#define RCC_PLLCFGR_PLLQ_2 (0x4UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x04000000 */
#define RCC_PLLCFGR_PLLQ_3 (0x8UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x08000000 */
d d
<EFBFBD>Zddd<EFBFBD>Zdd<EFBFBD>Zdd<EFBFBD>Zddd<EFBFBD>ZdS)z3.3.0a<EFBFBD>Framework for objects whose assignments are checked. Used by graphics.
We developed reportlab/graphics prior to Python 2 and metaclasses. For the
graphics, we wanted to be able to declare the attributes of a class, check
them on assignment, and convert from string arguments. Examples of
attrmap-based objects can be found in reportlab/graphics/shapes. It lets
us defined structures like the one below, which are seen more modern form in
Django models and other frameworks.
/******************** Bit definition for RCC_CFGR register ******************/
/*!< SW configuration */
#define RCC_CFGR_SW_Pos (0U)
#define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) /*!< 0x00000003 */
#define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */
#define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) /*!< 0x00000001 */
#define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) /*!< 0x00000002 */
We'll probably replace this one day soon, hopefully with no impact on client
code.
class Rect(SolidShape):
"""Rectangle, possibly with rounded corners."""
_attrMap = AttrMap(BASE=SolidShape,
x = AttrMapValue(isNumber),
y = AttrMapValue(isNumber),
width = AttrMapValue(isNumber),
height = AttrMapValue(isNumber),
rx = AttrMapValue(isNumber),
ry = AttrMapValue(isNumber),
)
<EFBFBD>)<EFBFBD>
isAnything<EFBFBD> DerivedValue)<EFBFBD>isSeq)<EFBFBD> rl_config<EFBFBD>asciic@s eZdZdZdd<EFBFBD>Zdd<EFBFBD>ZdS)<EFBFBD>
CallableValuez(a class to allow callable initial valuescOs||_||_||_dS)N)<EFBFBD>func<EFBFBD>args<EFBFBD>kw)<EFBFBD>selfrr r
<EFBFBD>r <EFBFBD>7/usr/lib/python3/dist-packages/reportlab/lib/attrmap.py<EFBFBD>__init__%szCallableValue.__init__cCs|j|j|j<EFBFBD>S)N)rr r
)r r r r
<EFBFBD>__call__+szCallableValue.__call__N)<EFBFBD>__name__<EFBFBD>
__module__<EFBFBD> __qualname__<EFBFBD>__doc__rrr r r r
r#src@s*eZdZdZd
dd<EFBFBD>Zdd<EFBFBD>Zdd <EFBFBD>ZdS) <EFBFBD> AttrMapValuez,Simple multi-value holder for attribute mapsNrcKsB|pt|_||_||_||_x |<EFBFBD><EFBFBD>D]\}}t|||<EFBFBD>q&WdS)N)r<EFBFBD>validate<EFBFBD>desc<EFBFBD>_initialZ_advancedUsage<EFBFBD>items<EFBFBD>setattr)r rr<EFBFBD>initialZ
advancedUsager
<EFBFBD>k<EFBFBD>vr r r
r0s 
zAttrMapValue.__init__cCs:|dkr"t|jt<02>r|<00><01>S|jS|dkr.dSt|<01><01>dS)NrZhiddenr)<04>
isinstancerr<EFBFBD>AttributeError)r <EFBFBD>namer r r
<EFBFBD> __getattr__8s zAttrMapValue.__getattr__cCsdd<EFBFBD>dd<EFBFBD>|j<EFBFBD><EFBFBD>D<EFBFBD><EFBFBD>S)NzAttrMapValue(%s)z, cSsg|] }d|<EFBFBD>qS)z%s=%rr )<EFBFBD>.0<EFBFBD>ir r r
<EFBFBD>
<listcomp>Bsz)AttrMapValue.__repr__.<locals>.<listcomp>)<EFBFBD>join<EFBFBD>__dict__r)r r r r
<EFBFBD>__repr__AszAttrMapValue.__repr__)NNNr)rrrrrr r&r r r r
r.s
 rc@s.eZdZdgfdd<EFBFBD>Zdd<EFBFBD>Zgfdd<EFBFBD>ZdS)<EFBFBD>AttrMapNcKs<EFBFBD>i}|rht|t<EFBFBD>r|}nPt|<EFBFBD>s&|f}x@|D]8}t|d|<EFBFBD>}||k rT|rd|<EFBFBD>|<EFBFBD>q,tdt|<EFBFBD><EFBFBD><EFBFBD>q,Wt<EFBFBD>||<EFBFBD>|<EFBFBD> |<EFBFBD>|<EFBFBD>|<EFBFBD>dS)N<EFBFBD>_attrMapzBASE=%s has wrong kind of value)
rr'r<EFBFBD>getattr<EFBFBD>update<EFBFBD>
ValueErrorr<EFBFBD>dictr<EFBFBD>remove)r <EFBFBD>BASE<EFBFBD>UNWANTEDr
<EFBFBD>data<EFBFBD>BZamr r r
rEs

   
zAttrMap.__init__c Cs2x,|D]$}y
||=Wqtk
r(YqXqWdS)N)<EFBFBD>KeyError)r Zunwantedrr r r
r-Ws


zAttrMap.removecKst||d<EFBFBD>}|<EFBFBD>|<EFBFBD>|S)N)r.r/)r'r*)r r/r
<EFBFBD>cr r r
#define RCC_CFGR_SW_HSI 0x00000000U /*!< HSI selected as system clock */
#define RCC_CFGR_SW_HSE 0x00000001U /*!< HSE selected as system clock */
#define RCC_CFGR_SW_PLL 0x00000002U /*!< PLL selected as system clock */
<EFBFBD>clone^s 
z
AttrMap.clone)rrrrr-r4r r r r
r'Dsr'cCs<EFBFBD>tjr~|j}|r~|ddkr~t|t<EFBFBD>r(nVy,||j}||<EFBFBD>sRtd|||jjf<EFBFBD><EFBFBD>Wn(t k
r|td||jjf<EFBFBD><EFBFBD>YnX||j
/*!< SWS configuration */
#define RCC_CFGR_SWS_Pos (2U)
#define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */
#define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */
#define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */
#define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */
|<dS)z validate setattr(obj,name,value)r<EFBFBD>_z.Illegal assignment of '%s' to '%s' in class %sz"Illegal attribute '%s' in class %sN) rZ
shapeCheckingr(rrrr<EFBFBD> __class__rr2r%)<EFBFBD>objr<EFBFBD>value<EFBFBD>maprr r r
<EFBFBD>validateSetattrcs

r:cCsL|j}t|jdd<EFBFBD>}|r6||kr,|<EFBFBD><EFBFBD>|fS|dfSn||krH|<EFBFBD><EFBFBD>|_dS)zclone obj._attrMap if requiredr(N)r(r)r6r4)r7Zret<EFBFBD>A<EFBFBD>oAr r r
#define RCC_CFGR_SWS_HSI 0x00000000U /*!< HSI oscillator used as system clock */
#define RCC_CFGR_SWS_HSE 0x00000004U /*!< HSE oscillator used as system clock */
#define RCC_CFGR_SWS_PLL 0x00000008U /*!< PLL used as system clock */
<EFBFBD>_privateAttrMapvs 
r=cCsJ|<EFBFBD>d<EFBFBD>}t|<EFBFBD>dkrdSx|dd<EFBFBD>D]}t||<EFBFBD>}q(W||dfSdS)zPLocate the object src.P for P a string, return parent and name of attribute
<EFBFBD>.r)NN<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>N)<EFBFBD>split<EFBFBD>lenr))<EFBFBD>src<EFBFBD>P<EFBFBD>pr r r
/*!< HPRE configuration */
#define RCC_CFGR_HPRE_Pos (4U)
#define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */
#define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */
#define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */
#define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */
#define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */
#define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */
<EFBFBD>_findObjectAndAttr<EFBFBD>s 
 rEc CsNt|d<EFBFBD>sJ|j}ddl}|<EFBFBD>|j|f|jgt|dd<EFBFBD>tfdd<EFBFBD>d<EFBFBD><EFBFBD>|_dS)N<EFBFBD>
__attrproxy__r<EFBFBD> __setattr__cSs|||||<EFBFBD>S)Nr )r rrZosa<EFBFBD>hookr r r
#define RCC_CFGR_HPRE_DIV1 0x00000000U /*!< SYSCLK not divided */
#define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided by 2 */
#define RCC_CFGR_HPRE_DIV4 0x00000090U /*!< SYSCLK divided by 4 */
#define RCC_CFGR_HPRE_DIV8 0x000000A0U /*!< SYSCLK divided by 8 */
#define RCC_CFGR_HPRE_DIV16 0x000000B0U /*!< SYSCLK divided by 16 */
#define RCC_CFGR_HPRE_DIV64 0x000000C0U /*!< SYSCLK divided by 64 */
#define RCC_CFGR_HPRE_DIV128 0x000000D0U /*!< SYSCLK divided by 128 */
#define RCC_CFGR_HPRE_DIV256 0x000000E0U /*!< SYSCLK divided by 256 */
#define RCC_CFGR_HPRE_DIV512 0x000000F0U /*!< SYSCLK divided by 512 */
<EFBFBD><lambda><EFBFBD><EFBFBD>z!hook__setattr__.<locals>.<lambda>)rFrG)<EFBFBD>hasattrr6<EFBFBD>newZclassobjr<EFBFBD> __bases__r)rH)r7<EFBFBD>CrLr r r
<EFBFBD>hook__setattr__<EFBFBD>s 
/*!< PPRE1 configuration */
#define RCC_CFGR_PPRE1_Pos (10U)
#define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00001C00 */
#define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */
#define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */
#define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000800 */
#define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00001000 */
rONcCs<EFBFBD>t|d<EFBFBD>std<EFBFBD><EFBFBD>t|d<EFBFBD>\}}t|<EFBFBD>s.|f}g}g} xH|D]@}
t|
<EFBFBD>r^|
d|
dd<EFBFBD>}
} t||
<EFBFBD>\} }
| r<t| dd<EFBFBD>}q<WdS)z>
Add a proxy attribute 'name' to src with targets dst
#define RCC_CFGR_PPRE1_DIV1 0x00000000U /*!< HCLK not divided */
#define RCC_CFGR_PPRE1_DIV2 0x00001000U /*!< HCLK divided by 2 */
#define RCC_CFGR_PPRE1_DIV4 0x00001400U /*!< HCLK divided by 4 */
#define RCC_CFGR_PPRE1_DIV8 0x00001800U /*!< HCLK divided by 8 */
#define RCC_CFGR_PPRE1_DIV16 0x00001C00U /*!< HCLK divided by 16 */
r(zsrc object has no _attrMap<EFBFBD>rN)rK<EFBFBD>AssertionErrorr=rrEr))rBrrrr<EFBFBD>dstr;r<<EFBFBD>DZDV<EFBFBD>d<EFBFBD>er7<EFBFBD>attrZdAr r r
<EFBFBD>addProxyAttribute<EFBFBD>s
rW)r)NNNN)<EFBFBD> __version__rZreportlab.lib.validatorsrrZreportlab.lib.utilsrZ reportlabrrrrr,r'r:r=rErOrWr r r r
<EFBFBD><module>s  
 B
<<EFBFBD><EFBFBD>Zo <EFBFBD>@s dZdZd dd<EFBFBD>Zd
dd<EFBFBD>ZdS) z3.4.34z;Utility functions to position and resize boxes within boxes<EFBFBD>swFcCsd|dkr&|dkr||d7}n||7}|dkrL|dkrD||d7}n||7}|r\||||fS||fS)zegiven rectangle controlled by x,y width and height return
the corner corresponding to the anchor)<EFBFBD>nw<EFBFBD>wr)<EFBFBD>n<EFBFBD>c<EFBFBD>sg@)rr<EFBFBD>se)rr<EFBFBD>e<EFBFBD>)<EFBFBD>x<EFBFBD>y<EFBFBD>width<EFBFBD>height<EFBFBD>anchorZdimsr r <EFBFBD>8/usr/lib/python3/dist-packages/reportlab/lib/boxstuff.py<EFBFBD>
rectCornersrc Csd} |dkr|}|dkr|}|dkr2| }||8}|dkrH| }||8}|r<EFBFBD>t|<EFBFBD>}t|<EFBFBD>}t|t|<EFBFBD>|t|<EFBFBD><EFBFBD>} |}
|} | |d}| |d}|s<EFBFBD>t|||
|| ||<EFBFBD>\}}|r<EFBFBD>|dkr<EFBFBD>||dkr<EFBFBD>|dn|8}|dkr<EFBFBD>||d kr<EFBFBD>|dn|8}||||| fS)
ahThis function helps position an image within a box.
It first normalizes for two cases:
- if the width is None, it assumes imWidth
- ditto for height
- if width or height is negative, it adjusts x or y and makes them positive
Given
(a) the enclosing box (defined by x,y,width,height where x,y is the lower left corner) which you wish to position the image in, and
(b) the image size (imWidth, imHeight), and
(c) the 'anchor point' as a point of the compass - n,s,e,w,ne,se etc and c for centre,
this should return the position at which the image should be drawn,
as well as a scale factor indicating what scaling has happened.
It returns the parameters which would be used to draw the image
without any adjustments:
x,y, width, height, scale
used in canvas.drawImage and drawInlineImage
g<EFBFBD>?N<EFBFBD>g:<EFBFBD>0<EFBFBD><EFBFBD>yE>)rrr)rrrg@)rrr)rrr)<EFBFBD>abs<EFBFBD>min<EFBFBD>floatr) Zpreserverr
/*!< PPRE2 configuration */
#define RCC_CFGR_PPRE2_Pos (13U)
#define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) /*!< 0x0000E000 */
#define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */
#define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */
#define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00004000 */
#define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00008000 */
r r r
ZimWidthZimHeightZ
anchorAtXYZscaleZowidthZoheightr r r<EFBFBD>aspectRatioFixs6  
rN)rF)F)<EFBFBD> __version__<EFBFBD>__doc__rrr r r r<EFBFBD><module>s
B
<EFBFBD>+Z3<EFBFBD>@s<EFBFBD>dZdZddlZddlmZddlmZddlmZm Z ddl
m Z m Z m
#define RCC_CFGR_PPRE2_DIV1 0x00000000U /*!< HCLK not divided */
#define RCC_CFGR_PPRE2_DIV2 0x00008000U /*!< HCLK divided by 2 */
#define RCC_CFGR_PPRE2_DIV4 0x0000A000U /*!< HCLK divided by 4 */
#define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by 8 */
#define RCC_CFGR_PPRE2_DIV16 0x0000E000U /*!< HCLK divided by 16 */
Z
mZmZddlmZdd lmZdd
lmZd d d
dd<EFBFBD>ZGdd<EFBFBD>de<EFBFBD>ZGdd<EFBFBD>de<EFBFBD>ZGdd<EFBFBD>de<EFBFBD>ZGdd<EFBFBD>de<EFBFBD>Zdd<EFBFBD>ZGdd<EFBFBD>de<EFBFBD>Zdd<EFBFBD>Zedkr<EFBFBD>e<EFBFBD>dS)z3.3.0aLRoutines to print code page (character set) drawings. Predates unicode.
To be sure we can accurately represent characters in various encodings
and fonts, we need some routines to display all those characters.
These are defined herein. The idea is to include flowable, drawable
and graphic objects for single and multi-byte fonts. <EFBFBD>N)<EFBFBD>Canvas)<EFBFBD>Flowable)<EFBFBD>
pdfmetrics<EFBFBD>cidfonts)<EFBFBD>Drawing<EFBFBD>Group<EFBFBD>String<EFBFBD>Circle<EFBFBD>Rect)<EFBFBD>Widget)<EFBFBD>colors)<EFBFBD>int2ByteZwinansi<EFBFBD>macromanZ macexpertZpdfdoc)<EFBFBD>WinAnsiEncodingZMacRomanEncodingZ MacExpertZPDFDocc@s2eZdZdZdd<EFBFBD>Zdd<EFBFBD>Zdd<EFBFBD>Zd d d
<EFBFBD>Zd S)
<EFBFBD>
CodeChartBasezrBasic bits of drawing furniture used by
single and multi-byte versions: ability to put letters
/*!< RTCPRE configuration */
#define RCC_CFGR_RTCPRE_Pos (16U)
#define RCC_CFGR_RTCPRE_Msk (0x1FUL << RCC_CFGR_RTCPRE_Pos) /*!< 0x001F0000 */
#define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk
#define RCC_CFGR_RTCPRE_0 (0x01UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00010000 */
#define RCC_CFGR_RTCPRE_1 (0x02UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00020000 */
#define RCC_CFGR_RTCPRE_2 (0x04UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00040000 */
#define RCC_CFGR_RTCPRE_3 (0x08UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00080000 */
#define RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00100000 */
/*!< MCO1 configuration */
#define RCC_CFGR_MCO1_Pos (21U)
#define RCC_CFGR_MCO1_Msk (0x3UL << RCC_CFGR_MCO1_Pos) /*!< 0x00600000 */
#define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk
#define RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos) /*!< 0x00200000 */
#define RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos) /*!< 0x00400000 */
#define RCC_CFGR_I2SSRC_Pos (23U)
#define RCC_CFGR_I2SSRC_Msk (0x1UL << RCC_CFGR_I2SSRC_Pos) /*!< 0x00800000 */
#define RCC_CFGR_I2SSRC RCC_CFGR_I2SSRC_Msk
#define RCC_CFGR_MCO1PRE_Pos (24U)
#define RCC_CFGR_MCO1PRE_Msk (0x7UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x07000000 */
#define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk
#define RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x01000000 */
#define RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x02000000 */
#define RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x04000000 */
#define RCC_CFGR_MCO2PRE_Pos (27U)
#define RCC_CFGR_MCO2PRE_Msk (0x7UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x38000000 */
#define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk
#define RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x08000000 */
#define RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x10000000 */
#define RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x20000000 */
#define RCC_CFGR_MCO2_Pos (30U)
#define RCC_CFGR_MCO2_Msk (0x3UL << RCC_CFGR_MCO2_Pos) /*!< 0xC0000000 */
#define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk
#define RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos) /*!< 0x40000000 */
#define RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos) /*!< 0x80000000 */
/******************** Bit definition for RCC_CIR register *******************/
#define RCC_CIR_LSIRDYF_Pos (0U)
#define RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos) /*!< 0x00000001 */
#define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk
#define RCC_CIR_LSERDYF_Pos (1U)
#define RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos) /*!< 0x00000002 */
#define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk
#define RCC_CIR_HSIRDYF_Pos (2U)
#define RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos) /*!< 0x00000004 */
#define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk
#define RCC_CIR_HSERDYF_Pos (3U)
#define RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos) /*!< 0x00000008 */
#define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk
#define RCC_CIR_PLLRDYF_Pos (4U)
#define RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos) /*!< 0x00000010 */
#define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk
#define RCC_CIR_PLLI2SRDYF_Pos (5U)
#define RCC_CIR_PLLI2SRDYF_Msk (0x1UL << RCC_CIR_PLLI2SRDYF_Pos) /*!< 0x00000020 */
#define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk
#define RCC_CIR_CSSF_Pos (7U)
#define RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos) /*!< 0x00000080 */
#define RCC_CIR_CSSF RCC_CIR_CSSF_Msk
#define RCC_CIR_LSIRDYIE_Pos (8U)
#define RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos) /*!< 0x00000100 */
#define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk
#define RCC_CIR_LSERDYIE_Pos (9U)
#define RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos) /*!< 0x00000200 */
#define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk
#define RCC_CIR_HSIRDYIE_Pos (10U)
#define RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos) /*!< 0x00000400 */
#define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk
#define RCC_CIR_HSERDYIE_Pos (11U)
#define RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos) /*!< 0x00000800 */
#define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk
#define RCC_CIR_PLLRDYIE_Pos (12U)
into boxes.cCs<EFBFBD>|jd|j}|t|<EFBFBD>kr(t|<EFBFBD>|_nt|<EFBFBD>d|_|jd|j|_|jd|j|_g|_x(t|jd<EFBFBD>D]}|j<EFBFBD> ||j<EFBFBD>qpWg|_
x(t|jd<EFBFBD>D]}|j
<EFBFBD> ||j<EFBFBD>q<EFBFBD>WdS)z&Work out x and y positions for drawingg<EFBFBD>?<EFBFBD><EFBFBD>N) <EFBFBD>
codePoints<EFBFBD> charsPerRow<EFBFBD>int<EFBFBD>rows<EFBFBD>boxSize<EFBFBD>width<EFBFBD>height<EFBFBD>ylist<EFBFBD>range<EFBFBD>append<EFBFBD>xlist)<EFBFBD>selfr<EFBFBD>row<EFBFBD>col<EFBFBD>r!<EFBFBD>:/usr/lib/python3/dist-packages/reportlab/lib/codecharts.py<EFBFBD>
calcLayout#s  zCodeChartBase.calcLayoutcCs|jrd|Sd|SdS)Nz%02Xz%d)<EFBFBD>hex)r<EFBFBD>bytr!r!r"<00>